
FAULT TOLERANT PARALLEL FILTERS BASED ON ERROR CORRECTION CODES

¹A.Manikandan, ²V.Jamuna

^{1,2}Assistant Professor, Department of Electronics and Communication Engineering,

^{1,2}M.Kumarasamy College of Engineering, Karur, Tamil Nadu, India.

¹manikandana.ece@mkce.ac.in, ²jamunav.ece@mkce.ac.in

ABSTRACT

Digital filters are widely used in signal processing and communication systems. In some cases, the reliability of those systems is critical, and fault tolerant filter implementations are needed. Over the years, many techniques that exploit the filters' structure and properties to achieve fault tolerance have been proposed. A new scheme to protect parallel filters that are commonly found in modern signal processing circuits. The approach is based on applying ECCs to the parallel filters outputs to detect and correct errors. As technology scales, it enables more complex systems that incorporate many filters. In those complex systems, it is common that some of the filters operate in parallel, for example, by applying the same filter to different input signals. Recently, a simple technique that exploits the presence of parallel filters to achieve fault tolerance has been presented. In this brief, that idea is generalized to show that parallel filters can be protected using error correction codes (ECCs) in which each filter is the equivalent of a bit in a traditional ECC. The technique is evaluated using a case study of parallel finite impulse response filters showing the effectiveness in terms of protection and implementation cost.

Keywords: Air pollution, wireless sensor system, carbon monoxide, smoke, PHP-MYSQL, LabVIEW

1. INTRODUCTION

The Digital Filters plays a vital role in the analog and digital communication. The main purpose of using the filters is to eliminate the undesired signal components thereby providing the better quality signal at the output. The digital filters having the unique characteristics of

generating the stabilized signal at the output while compared with the analog filters. So that the digital filters are more preferable than the analog one. There are two main kinds of digital filters they are 1.FIR (Finite Impulse Response) and 2.IIR (Infinite Impulse Response) filter. The FIR filter is preferred over the IIR filter because of efficient hardware implementation with fewer precision errors and also giving the stabilized response with the linear phase [1],also helps to know more about parallel processing. The Pipelining as well as the Parallel Processing techniques can reduce the power consumption by lowering the supply voltage when the sampling speed does not increase.

In order to reduce the large amount of hardware cost a new technique is being proposed called as the Iterated Short Convolution Algorithm (ISC) [2].This ISC based technique is being transposed to get the hardware efficient FIR Filter structure. This technique is highly effective when the length of the FIR filter is large. This method is based on the mixed radix algorithm and the fast convolution algorithm. The application of Error Correction Code is being briefly studied using [3].One beneficial method that the exchange of adders with the multipliers because the adders which are weighing less as compared with the multipliers in case of silicon area [4].This proposed filter structure exploits the symmetric filter coefficients thereby reducing the number of multipliers in the sub filter section with the expense of increasing the additional adders in the pre-processing and post processing blocks.

2. EXISTING METHOD

Some memory protection architectures based on nonlinear codes also have been proposed in the community. In efficient single error correcting and $d(d-2)$ -unidirectional error detecting codes were used to protect memories. Another nonlinear error detecting code – Berger code, was used to detect unidirectional errors in flash memories. These existing protection architectures based on nonlinear codes, however, were mainly designed for unidirectional error models. In the presence of symmetric errors, the reliability of the protected memory systems can not be guaranteed. Nonlinear robust codes have been proposed as a solution to the limitation of minimum distance linear error detecting codes in the presence of multi-bit errors. The nonlinear robust codes are designed to provide equal protection against all errors thereby eliminating possible weak areas in the protection. Several variants of robust codes have been proposed. These variants allow tradeoffs in terms of robustness and hardware overhead for many architectures.

3. PROPOSED METHOD




Figure 1 System Hardware

In general, a logic block (CLB or LAB) consists of a few logical cells (called ALM, LE, Slice etc). A typical cell consists of a 4-input Lookup table (LUT), a Full adder (FA) and a D-type flip-flop, as shown below. The LUT are in this figure split into two 3-input LUTs. In normal mode those are combined into a 4-input LUT through the left mux. In arithmetic mode, their outputs are fed to the FA. The selection of mode are programmed into the middle mux. The output can be either synchronous or asynchronous, depending on the programming of the mux to the right, in the figure example. In practice, entire or parts of the FA are put as functions into the LUTs in order to save space.

4. SYSTEM IMPLEMENTATION AND THE RESULTS




Figure 2 Error Correction Architecture Diagram




Figure 3 Error Correction and Detection




Figure 4 Power Result

The values of the level of smoke and temperature from the serial port is taken in account by the LabVIEW software which is used to display these data in their respective textbox and

also it displayed in the form of continuous waveforms in two different panel. The screenshot of the computer window for the LabVIEW designed page is shown below.

5. CONCLUSION

We have presented a scheme to protect parallel filters that are commonly found in modern signal processing circuits. The approach is based on applying ECCs to the parallel filters outputs to detect and correct errors. The proposed scheme can also be applied to the FIR filters. The technique is evaluated using a only two redundant filter to achieve the high error correction in ECC which also reduces the area, delay and power than previous. This will be of interest when the number of parallel filters is small as the cost of the proposed scheme is larger in that case.

REFERENCES

1. Gayathri C, Kavitha V, Mitigation of Colluding Selective Forwarding Attack in WMN's using FADE, International Journal for Trends in Engineering and Technology, 3 (1), 2015, 6-12.
2. Kavitha V, Veeralakshmi C, Surveillance on Many casting Over Optical Burst Switching Networks under Secure Sparse Regeneration, Journal of Electronics and Communication Engineering, 4 (6), 2013, 1-8.
3. Tilak S, Abu-Ghazaleh N B and Heinzelman W , A taxonomy of wireless micro-sensor network models , Mobile Comput . Commun. Rev., 6(2), 2002, 28–36.
4. Mohammed.K, Mohamed.M.I.A, and Daneshrad.B, A parameterized programmable MIMO decoding architecture with a scalable instruction set and compiler, IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,19(8), 2011, 1485–1489
5. A.Manikandan, P.Nithya, “Low-Power Content Addressable Memory Based on Sparse Clustered Networks ” Journal of Chemical and Pharmaceutical Sciences, ISSN:0974-2115, pp 302-304, Feb 2017.
6. Karim Mohammed,A Parameterized Programmable MIMO Decoding Architecture With a Scalable Instruction Set and Compiler, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, 18(11),2010.

7. M. Palesi, G. Ascia, F. Fazzino, and V. Catania, "Data encoding schemes in networks on chip," *IEEE Trans. Computer.-Aided Design Integr. Circuits Syst.*, vol. 30, no. 5, pp. 774–786, May 2011.
8. Maurizio Palesi, Fabrizio Fazzino, Giuseppe Ascia and Vincenzo Catania, "Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip", 12th Euromicro conference on Digital System Design, 2009
9. K. Bommaraju, A. Manikandan, S. Ramalingam, "Aided System for Visually Impaired People in Bus Transport using Intel Galileo Gen-2" *International Journal of Vehicle Structures & Systems*, Online ISSN: 0975-3540, Volume 9, Issue 2, pp 110-112, 2017.
10. S. E. Lee and N. Bagherzadeh, "A variable frequency link for a power aware network-on-chip," *Integr. VLSI J.*, vol. 42, no. 4, pp. 479–485, Sep. 2009.
11. Nima Jafarzadeh, Maurizio Palesi, and Ali Afzali-Kusha, "Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip," *IEEE Tran. Very Large Scale Integr. (VLSI) Syst.* vol. 22, no. 3, pp. 675-685, Mar 2014.