


# Suppression of Ambipolar Current and Analysis of RF Performance in Double Gate Tunneling Field Effect Transistors for Low-Power Applications



ISSN: 2631-5084

**N Guenifi<sup>1\*</sup>, SB Rahi<sup>2</sup> and M Larbi<sup>1</sup>**

<sup>1</sup>LEA Electronics Department, University Mostefa Benboulaïd of Batna 2, Algeria

<sup>2</sup>Department of Electrical Engineering, Indian Institute of Technology Kanpur, India

## Abstract

The present research letter is dedicated to a detailed analysis of a double-gate tunnel field-effect transistor (DG-TFET). The DG-TFET provides improved on-current ( $I_{ON}$ ) than a conventional TFET via band-to-band (B2B) tunneling. However, DG-TFET is disadvantageous for low-power applications because of increased off-current ( $I_{OFF}$ ) due to the large ambipolar current ( $I_{amb}$ ). In this research work, a Si/GaAs/GaAs heterostructure DG-TFET is considered as research base for investigation of device performance. The electrical parameters of the DG-TFET device have been improved in comparison to the homostructure. The transfer (I-V) characteristics, capacitance - voltage (C-V) characteristic of homo structure Si/Si/Si and hetero structure Si/GaAs/GaAs, DG-TFET both structures is analysed comparatively. The C-V characteristics of DG-TFET have obtained using operating frequency of 1 MHz. The ambipolar current  $I_{amb}$  is suppressed by  $5 \times 10^8$  order of magnitude in proposed Si/GaAs/GaAs hetero DG-TFET as compared to Si/Si/Si homo DG-TFET up to the applied drain voltage very low equal to  $V_{DS} = 0.5$  V without affecting on-state performance. The simulation result shows a very good  $I_{ON}/I_{OFF}$  ratio ( $10^{13}$ ) and low subthreshold slope, SS ( $\sim 36.52$  mV/dec). The various electrical characteristics of homo and hetero DG-TFET such as on-current ( $I_{ON}$ ), off-current ( $I_{OFF}$ ), time delay ( $t_d$ ), transconductance ( $g_m$ ), and power delay product (PDP) have been improved in Si/GaAs/GaAs heterostructure DG-TFET and compared with Si/Si/Si homo DG-TFET. The advantageous results obtained for the proposed design show its usability in the field of digital and analog applications.

## Keywords

Tunnel FET, Ambipolar current, Transconductance, C-V characteristics, RF performance, LPEs, PDP

## Introduction

Progress in the development of low power electronics (LPEs) is reviewed by most suitable candidate named, tunneling field effect transistor popularly named Tunnel FET [1,2]. TFETs devices have emerged as a promising candidate for future low energy electronic circuit and system design. This

device has attracted attention as a candidate for low-power applications because of its low subthreshold swing (SS) and negligible off-state current ( $I_{OFF}$ ) compared with the conventional metal-oxide-semiconductor field-effect transistor (MOS-FET) [3-8]. The Tunnel FET is advocated as most appropriate candidate for low power applications

\*Corresponding author: N Guenifi, LEA Electronics Department, University Mostefa Benboulaïd of Batna 2, Batna, 05000, Algeria

Accepted: March 16, 2020; Published: March 18, 2020

Copyright: © 2020 Guenifi N, et al. This is an open-access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.

Guenifi et al. Int J Nanoparticles Nanotech 2020, 6:033



but due their comparatively lower on-current ( $I_{ON}$ ) must be improved to be compatible with future of VLSI circuit applications.

The Tunnel FET works by using modulated electric field by gate terminal, the width of tunneling barrier, instead of the height of a barrier that carriers must surmount via thermionic emission [9-12]. In TFET current transmission functions via tunneling transport mechanism, have weak temperature dependence and potential for subthreshold swing below the  $kT/q$  thermal limit of  $\sim 60$  mV/decade at room temperature [13]. TFETs devices are not plagued by the similar short channel effects as MOSFETs. Although, the drain potential can affect the tunneling barrier at very short channel lengths, a reduction in supply voltage ( $V_{DD}$ ) enabled by the steep subthreshold swing of a TFET can likely lessen the effect. Therefore, the TFET device structure potentially allows for scaling to shorter channel lengths prolonging Moore's Law, and these properties make TFETs a candidate for ultra-low power logic applications [13-15].

Owing to its distinct operation mechanism, namely band-to-band (B2B) tunneling, tunnel field effect transistors (TFETs) can overcome the subthreshold slope (SS) limitations of conventional MOSFETs and have thus attracted substantial attention for their use in low power applications. However, silicon (Si) based tunnel FETs always suffers from a low on-state current ( $I_{ON}$ ) due large band gap ( $EG \sim 1.12$ eV) [16-19]. Therefore various approaches have been proposed by semiconductor device players to boost the band-to-band (B2B) tunneling current, such as using lower band-gap

materials at the source or fabricating TFETs with a high- $\kappa$  gate dielectric, with double-gate, with a high- $\kappa$  spacer, and with a thin epitaxial tunnel layer (ETL) [20,21]. Although using, a low bandgap semiconductor materials in source terminal side, the tunnel region works to increase the tunnel current ( $I_{ON}$ ), such devices subsequently have almost negligible off-state current  $I_{OFF}$  ( $\sim 10^{-18}$  A/ $\mu$ m). The high- $\kappa$  gate dielectrics and high- $\kappa$  spacers are used to enhance the electrostatics behavior of TFET devices [6,22-31].

In this work, the ambipolar current  $I_{amb}$  is suppressed by  $5 \times 10^8$  order of magnitude in proposed Si/GaAs/GaAs hetero DG-TFET as compared to Si/Si/Si homo DG-TFET up to the applied drain voltage very low equal to  $V_{DS} = 0.5$  V without affecting on-state performance. The simulation result shows a very good  $I_{ON}/I_{OFF}$  ratio ( $10^{13}$ ) and low SS ( $\sim 36.52$  mV/dec). The various electrical characteristics of homo and hetero structured DG-TFET such as on-current ( $I_{ON}$ ), off-current ( $I_{OFF}$ ), time delay ( $t_d$ ), transconductance ( $g_m$ ), and power delay product (PDP) have been improve for Si/GaAs/GaAs heterostructure DG-TFET and compared with Si/Si/Si homo DG-TFET.

### Device Analysis Procedure (DAP) and setup

Figure 1 shows the 3D schematic view of homo and hetero structure double tunnel FET (DG-TFET), used in present research work. Figure 2a and Figure 2b shows, the Tony plot display using 2D mesh of double gate homo and heterostructure based on Si/Si/Si and Si/GaAs/GaAs semiconductor material for source, channel and drain region respectively.





Figure 1: 3 D schematic homo and double tunnel FET.



**Figure 2:** Tony plot display using 2D mesh of double gate (homostructure (a), heterostructure (b)).

**Table 1:** Design Parameters for Simulation double gate TFET.

Parameters	Nomenclature	Numerical value
$\phi_M$	Work function (eV)	5.2
$N_s$	Doping levels for source ( $\text{cm}^{-3}$ )	$1.1 \times 10^{20}$
$N_D$	Doping level for Drain ( $\text{cm}^{-3}$ )	$5.1 \times 10^{18}$
$N_C$	Doping level for channel ( $\text{cm}^{-3}$ )	$10^{15}$
$t_{\text{ox}}$	Gate oxide material thickness (nm)	2.0
$L_t$	Total length of the device (nm)	250.0
$L_{\text{ch}}$	Channel length (nm)	50.0
$t_{\text{Si}}$	Silicon film thickness (nm)	10.0
$L_s/L_D$	Source and drain lengths (nm)	100.0

The channel material with intrinsic carrier concentration  $n_i = 1 \times 10^{15} \text{ cm}^{-3}$ , channel thickness  $t_{\text{Si}} = 10 \text{ nm}$  and channel length as in present research work. Figure 1b having same device dimension and is structurally same as silicon TFET except GaAs is used on drain side and channel side. All the remaining device parameters and dimensions of hetero gate (hetero DG) TFET and homo gate (homo DG) TFET are listed in the Table 1. The channel ( $L_{\text{ch}}$ ) is 50 nm, source ( $L_s$ ) and drain lengths ( $L_D$ ) are 100 nm. The gate oxide material thickness ( $t_{\text{ox}}$ ) is 2 nm and the silicon film thickness ( $t_{\text{Si}}$ ) is 10 nm. The doping levels for source, channel, and drain regions are  $1 \times 10^{20}$ ,  $1 \times 10^{15}$ , and  $5 \times 10^{18} \text{ cm}^{-3}$ , respectively. The gate contact work function was set to be 5.2 eV.

All simulations of the DG-TFET, shown in Figure 1, Figure 2a and Figure 2b design have been carried out using Silvaco/ATLAS device simulator version 3.1.20.1.R in windows 7 operating system environment. The non-local BTBT model (BBT.NONLOCAL) was utilized. Fine meshing tunneling in the regions


where BTBT mainly takes place were defined. Mesh size =  $5 \times 10^{-4} \mu\text{m}$  at interface source/channel and mesh size =  $10^{-3} \mu\text{m}$  far of interface. The Newton's numerical method based on iteration was chosen to obtain a better convergence (CV). Further, to plot the figures of the high-frequency performance, a small-signal AC analysis was performed at a frequency of 1 MHz. The values adjusted to have the convergence for electron effective mass ( $m_e$ ) and hole effective mass ( $m_h$ ) used in the simulation are summarized on Table 2.

Current conduction in TFET is governed by band-to-band (B2B) tunneling between valence bands of source to conduction band of channel. This B2B tunneling is much more sensitive to material/device parameters such as energy bandgap ( $E_g$ ), dielectric thickness ( $t_{\text{ox}}$ ), gate-dielectric materials ( $\kappa$ ), effective mass of charge carriers ( $m^*$ ) of tunnel devices, followed by Eq.1. The position of the valence and conduction bands of the intrinsic part changes with the applied gate voltage. A conduction path by

**Table 2:** Listed parameters used in Si/Si/Si and Si/GaAs/GaAs DG-TFET.

Parameter	Materials	
	Si	GaAs
Energy Gap $E_g$ (eV)	1.12	1.43
Effective electron mass $m_e$	0.12	0.067
Effective hole mass $m_p$	0.17	0.45
Mobility of electron $\mu_n$ ( $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ )	8500	1345
Mobility of hole $\mu_p$ ( $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ )	400	458

tunnel band-to-band (B2B) tunneling mechanism is then opened. The electrons can thus pass from the valance band (VB) of the p region to the conduction band (CB) of the intrinsic region and a tunnel current circulates in the device (the transistor is then in the on-state). The on-current  $I_{ON}$  of a DG-TFET, in the tunnel band-to-band (B2B) tunneling mechanism is proportional to the transmission probability  $T(E)$  of the electrons or holes by tunnel effect, which is written by mathematical expression 1.



**Figure 3:** Atlas resolution algorithm of double gate TFET.

$$T(E) \approx \exp\left(-\frac{4\lambda\sqrt{2m^*E_g^{3/2}}}{3|e|\hbar(E_g + \Delta\phi)}\right) \quad (1)$$

The tunneling distance ( $\lambda$ ) is determined by following mathematical expression (2). In Eq.1,  $m^*$  is the effective mass and  $E_g$ , is the band gap. The symbol  $\lambda$  denote, the tunneling distance between the source and the channel,  $\Delta\phi$  denotes the band energy difference between the conduction band of source and valence band of the channel. The sym-

bol  $\hbar$ ,  $e$  denotes reduced Planck's constant and electronic charge respectively. While, the symbol  $t_{ox}$  and  $t_{si}$  has been for physical oxide thickness, and semiconductor channel thickness respectively. The symbol  $\epsilon_{ox}$  and  $\epsilon_{si}$  denote dielectric constants for oxide and silicon respectively [7].

$$\lambda = \left(\sqrt{\frac{\epsilon_{Si}t_{ox}}{\epsilon_{ox}t_{Si}}}\right)\Delta\phi \quad (2)$$

In this work, simulation is done using SILVACO




Figure 4: Energy band-diagram (OFF-State and ON-State) for hetero structure DG-TFET.




Figure 5: Energy band-diagram (OFF-State and ON-State) for homo DG-TFET.

ATLAS. In the simulation non-local B2B Tunneling model is considered for the band to band tunneling of charge carrier between source and channel. Due to high doping of source band gap narrowing (BGN) model is also included, because effective bandgap directly influence the tunneling current. The Shockley-Read-Hall (SRH) recombination model have been due to the presence of high impurity atom in the channel and Fermi Dirac statistics for calculating intrinsic carrier concentration. For more accurate current calculation Schenk's Trap assisted Tunneling (TAT), drift-diffusion current transport model, and Quantum Confinement (QC) models are also included. Figure 3 represent the flow chart for present research work.

Figure 4 and Figure 5 show the energy band diagram of DG -TFET. As shown in Figure 4 and Figure 5, when  $V_{GS} = 0.0$  V, the device is in off-state with large tunnel barrier width  $\lambda$ , and therefore the charge carrier, electrons do not have enough energy to move from the valance band of the source to the conduction band of the channel. On application of sufficiently high gate voltage (i.e.  $V_{GS} = 1.5$  V and  $V_{DS} = 0.5$  V), the width of tunneling barrier  $\lambda$  is reduced significantly and the device switches to on-state.

When the device switched from, the off-state


to the on-state, an increase in the electric field is observed [5]. It has been observed that the tunnel barrier,  $\lambda$  decreases and there is a shift of the conduction band downwards. Thus, the gradual enhancement of the gate bias,  $V_{GS}$  degrades the barrier width and causes an increased tunneling of carriers, indicated in Figure 4 and Figure 5. The simulation results indicate that, hetero double gate TFET, having smaller tunneling width  $\lambda$ . For hetero and homo structured double gate TFET, tunneling with  $\lambda$ , 0.05  $\mu\text{m}$  and 0.056  $\mu\text{m}$  is obtained during simulation respectively.

## Result and Discussion

The tunneling barrier width  $\lambda$  has been reduced in case of heterostructure TFET due to lattice mismatch between Si and GaAs semiconductors at channel interface. This causes increment in tunneling current due induced stain in tunneling region. This results, the higher on-state current ( $I_{ON}$ ) as shown in Figure 6.

Figure 6 shows the transfer characteristic of DG -TFET shown in Figure 1. It has been observed from Figure 6 the comparison of transfer characteristics of homo and hetero structure DG -TFET.

From Figure 6 one can observed, the drain current,  $I_{DS}$  increased rapidly with the drain voltage,



**Figure 6:** Comparison of transfer characteristics of homo and hetero structure double gate tunnel FET.

VDS equal to 0.5 V the output current of hetero was higher than that the homostructure of the DG-TFET. Table 3, lists of the computed electrical parameters of the DG -TFET. As shown in Table 3, various electrical parameters such as on-state (ION), off-state (IOFF), subthreshold slope (SS) and ION/IOFF ratio have improved. While ambipolarity current Iamb (A/μm) has been reduced by order of ~10<sup>8</sup> times.

Figure 7 shows, the comparison of ambipolar property of homo and hetero structure DG-TFET. The result shows that, suppress the ambipolar current (Iamb) without deteriorating analog, and transient performance. From Figure 7, It has been ob-

served, with the help of 2-D. TCAD simulation that, the ambipolar current, Iamb is suppressed by 5.10<sup>8</sup> order of magnitude in proposed Si/GaAs/GaAs hetero DGTFET as compared to Si/Si/Si homo DG -TFET up to the applied gate voltage of VGS = -3.0 V the step of gate voltage was taken equal to 0.5 V. The computed electrical parameters of the both structures are listed in Table 3.


The transconductance gm represents amplification ability of device and it is defined as the slope of the transfer characteristic was used to evaluate the simulation performance of the device, the value of gm can be calculated by mathematical expression (3):

$$g_m = \frac{dI_{DS}}{dV_{GS}} \tag{3}$$

**Table 3:** Lists of the computed electrical parameters of the DG-TFET.

Electrical Parameter	Dielectric HfO <sub>2</sub>	
	Homo_DGTFET -TFET	Hetero_DG -TFET
I <sub>ON</sub> (A/μm)	4 × 10 <sup>-6</sup>	5 × 10 <sup>-6</sup>
I <sub>OFF</sub> (A/μm)	10 <sup>-18</sup>	1.1 × 0 <sup>-19</sup>
I <sub>ON</sub> /I <sub>OFF</sub>	4 × 10 <sup>12</sup>	5 × 10 <sup>13</sup>
S (mV/dec)	39, 50	36, 52
I <sub>amb</sub> (A/μm)	5 × 10 <sup>-11</sup>	10 <sup>-19</sup>

As shown in Figure 8, the transconductance gm for both structures i. e. hetero and homo structures increase rapidly as external applied gate voltage VGS increases. The maximum gm value of the hetero DG-TFET heterostructure is 1.6 μS/μm and the maximum gm value of the homo DG-TFET homostructure is 1.4 μS/μm. The larger gm of hetero is larger than homostructure because the barrier width of tunneling junction decreases; the tunneling electrons increase (shown in energy band diagram Figure 4 and Figure 5). The transconductance



**Figure 7:** Comparison of ambipolar property of homo and heterostructure double gate tunnel FET.




Figure 8: Comparison of transconductance of homo and heterostructure double gate tunnel FET.




Figure 9: Comparison of C-V characteristics of homo and heterostructure double gate tunnel FET.

( $g_m$ ) of a device depends on the value of drain current  $I_{DS}$ . So, the drain current is higher for Si/GaAs/GaAs DG - TFET compared to DG-TFET Si/Si/Si, due to the increase of tunneling volume in the channel.

Figure 9 shows the capacitance of different

structure, as shown, an increase in the capacitance from bottom to top at the threshold voltage, The Gate-Gate capacitance is mainly composed of two capacitances Gate-Drain ( $C_{gd}$ ) and Gate-Source ( $C_{gs}$ ), Gate-Source capacitance is lower because






Figure 10: Comparison of cut-off frequency of homo and heterostructure double gate tunnel FET.




Figure 11: Comparison of gain band width (GBW) of homo and heterostructure double gate tunnel FET.

the presence of the tunnel effect, the Gate-Drain capacitance is a dominant capacitance due to the accumulation of the electrons of the Canal-Source and collected by the Drain region.

As an important indicator, the cut-off frequency

is used to evaluate the frequency characteristics of electronic devices. It can be obtained by the ratio of  $g_m$  to  $C_{gg}$ , with following relation, equation 4.

$$f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})} = \frac{g_m}{2\pi C_{gg}} \tag{4}$$

In Figure 10, as the gate voltage increases, the the cut-off frequency  $f_T$  increases to reach its maximum, then with increasing  $C_{gg}$  it goes down, when the gate voltage  $V_{GS}$  reaches 2.0 V the cut off frequency becomes constant. This is because the on-state current and gm value increase with the electronic B2B tunneling, the cut-off frequency of Hetero is much larger than that of homo, which can be explained by the smaller  $C_{gg}$  of hetero structure DG-TFET and the larger of the gm value. Table 4 resume values of  $f_T$  for both structures. This observation is verified in Figure 11 that show gain bandwidth versus gate voltage  $V_{GS}$ . It has been observed that, the simulation results predicts decreased gate capacitance with decreased operating voltage  $V_{GS}$ , as depicted in Figure 9 which gives the variation of the gate capacitance with  $V_{GS}$ . It should be noted that, the capacitances of TFET is bias-dependent. That is to say, the decrement rate of the gate capacitance with frequency is bias-dependent.

The gain bandwidth product (GBW) is another

**Table 4:** Cut off frequency values for double gate TFET.

High-k gate	Cut-off frequency T	
Dielectric HfO <sub>2</sub>	$V_{DS} = 0.5 V$	$V_{DS} = 2 V$
Hetero structure	~ 0.1 GHz	3 GHz
Homo structure	~ 65 MHz	1.4 GHz

important indicator in the analysis of frequency characteristics, which can be calculated by the equation 5.


$$GWB = \frac{g_m}{2\pi 10 Cgd} \tag{5}$$

Another important performance parameter for RF analysis is transit time given by expression (6). According to this mathematical expression, time is inversely proportional to the cut-off frequency. If the cut-off frequency increases the transition time decreases. As a result, the speed of the heterojunction DG-TFET structure is better than that of homojunction DG-TFET, estimated cut-off frequency is smaller. Figure 12 shows the delay time versus gate applied gate voltage. From Figure 12, it can be observed that, the simulation results predicts increased delay time with increased operation gate voltage VGS. It should be noted that the delay time is bias-dependent.


That is to say, the decrement rate of the gate voltage  $V_{GS}$  with hetero gate double DG-TFET with smaller delay time than homo structure DG-TFET. The delay time of  $V_{GS} = 2.0 V$  decreases rapidly.

$$\tau_d = \frac{1}{2\pi f_T} \tag{6}$$

It can be observed that, the simulation results predicts increased power delay product (PDP) with



**Figure 12:** Comparison of delay time of homo and heterostructure double gate tunnel FET.



**Figure 13:** Comparison of Power delay product (PDP) of homo and heterostructure double gate tunnel FET.

increased operation gate voltage  $V_{GS}$ , as depicted in Figure 13, which gives the variation of the power delay product (PDP) with gate applied gate voltage  $V_{GS}$ . It should be noted that, the power delay product is bias-dependent. That is to say, the decrement rate of the gate voltage with hetero gate double gate with smaller power delay product (PDP). The delay time of  $V_{GS} = 2.0$  V decreases rapidly.

## Conclusion

In the present work, 2-D TCAD Silvaco simulations are used to study the impact of heterojunction on the DC, analog and PDP. In the adopted double gate TFET design achieved on-state current of  $5 \times 10^{-6}$  A/ $\mu$ m,  $I_{OFF}$  of  $1 \times 10^{-13}$  A/ $\mu$ m, SS of  $\sim 36$  mV/decade, and maximum cut off frequency in the game of the RF also a very weak power delay product about of  $1.1 \times 10^{-15}$  Watt. Also the value of delay time  $t_d$  reach is obtained in picoseconds range ( $\sim 600$  Picoseconds). By using, heterojunction DG-TFET structure, it have observed the suppression of the ambipolar current  $I_{amb} \sim 10^8$  A/ $\mu$ m times. The advantageous results obtained for the proposed design show its usability in the field of digital and analog applications. These results are crucial for enabling a full and accurate assessment of TFETs through circuit predictions.

## References

1. D Ghosh (2018) Nanoscale tunnel FETs for internet-of-things applications. IEEE Sensors, New Delhi, India, 1-4.
2. R Trivedi, S Carlo, S Mukhopadhyay (2013) Exploring tunnel-FET for ultra low power analog applications: A case study on operational transconductance amplifier. 50<sup>th</sup> ACM/EDAC/IEEE Design Automation Conference (DAC), Austin, TX, USA, 1-6.
3. T Krishnamohan, D Kim, S Raghunathan, K Saraswat (2008) Double-Gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and  $\ll 60$ mV/dec subthreshold slope. IEEE International Electron Devices Meeting, San Francisco, CA, 1-3.
4. Yu J, Kim S, Ryu D, Lee K, Kim C, et al. (2019) Investigation on ambipolar current suppression using a stacked gate in an L-shaped tunnel field-effect transistor. Micromachines (Basel) 10: 753.
5. M Ionescu, H Riel (2011) Tunnel field-effect transistors as energy efficient electronic switches. Nature 479: 329-337.
6. J Bizindavyi, AS Verhulst, D Verreck, B Sorée, G Groeseneken (2019) Large variation in temperature dependence of band-to-band tunneling current in tunnel device. IEEE Electron Device Letters 40: 1864-1867.
7. SB Rahi, Bahniman Ghosh (2015) High-k double gate junction less tunnel FET with tunable bandgap. RSC Advances 5: 54544-54550.

8. N Guenifi, SB Rahi, T Ghodbane (2018) Rigorous study of double gate tunneling field effect transistor structure based on silicon. *Materials Focus* 7: 1-7.
9. H Lu, A Seabaugh (2014) Tunnel field-effect transistors: State-of-the-Art. *IEEE Journal of the Electron Devices Society* 2: 44-49.
10. WY Choi, BG Park, JD Lee, TJK Liu (2007) Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60mV/dec. *IEEE Electron Device Letters* 28: 743-745.
11. M Haris, SA Loan, Mainuddin (2017) An ambipolar immune Si/GaAs hetero-junction doping less TFET. *International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), Vellore, India*, 1-4.
12. X Wang, Z Tang, L Cao, J Li, Y Liu (2019) Gate field plate structure for subthreshold swing improvement of Si line-tunneling FETs. *IEEE Access* 7: 100675-100683.
13. SB Rahi, Bahniman Ghosh, Bhupesh Bishnoi (2015) Temperature effect on hetero structure junctionless tunnel FET. *Journal of Semiconductors* 36: 034002.
14. S Joshi, PK Dubey, BK Kaushik (2019) A transition metal dichalcogenide tunnel FET-based waveguide-integrated photodetector using Ge for near-infrared detection. In *IEEE Sensors Journal* 19: 9187-9193.
15. T Nirschl, Peng-Fei Wang, W Hansch, D Schmitt-Landsiedel (2004) The tunnelling field effect transistors (TFET): The temperature dependence, the simulation model, and its application. *IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), Vancouver, BC, Canada*.
16. Peng-Fei Guo, Li-Tao Yang, Yue Yang, Lu Fan, Gen-Quan Han, et al. (2009) Tunneling field-effect transistor: Effect of strain and temperature on tunneling current. *IEEE Electron Device Letters* 30: 981-983.
17. PG Der Agopian, JA Martino, R Rooyackers, A Vandoreen, E Simoen, et al. (2013) Experimental comparison between trigate p-TFET and p-FinFET analog performance as a function of temperature. *IEEE Transactions on Electron Devices* 60: 2493-2497.
18. T Nirschl (2004) The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes. *IEDM Technical Digest. IEEE International Electron Devices Meeting, San Francisco, CA, USA*, 195-198.
19. K Tomioka, A Yoshida, H Gamo (2019) Heteroepitaxial growth of InGaAs/InP/InAlAs/InP core-multishell nanowires on Si for a complementary tunnel FETs. *Compound Semiconductor Week (CSW), Nara, Japan*, 1-1.
20. N Sharma, SS Chauhan (2017) Steep subthreshold swing analysis of dual metal drain dopingless double gate tunnel FETs based on ge-source with high-k for low power applications. *International Conference on Computing, Communication and Automation (IC-CCA), Greater Noida, India*, 1445-1448.
21. K Boucart, AM Ionescu (2007) Double-Gate tunnel FET with high- $\kappa$  gate dielectric. *IEEE Transactions on Electron Devices* 54: 1725-1733.
22. SB Rahi, P Asthana, S Gupta (2017) Heterogate junctionless tunnel field-effect transistor: Future of low-power devices. *Journal of Computational Electronics* 16: 30-38.
23. Pranav Kumar Asthana, Bahniman Ghosh, SB Rahi, Yogesh Goswami (2014) Optimal design of high performance h-jlftfet using HfO<sub>2</sub> as gate dielectric for ultra low power applications. *RSC Advances* 4: 22803-22807.
24. B Lu, Z Lv, H Lu, Y Cui (2019) A Non-Quasi-Static model for tunneling FETs based on the relaxation time approximation. *IEEE Electron Device Letters* 40: 1996-1999.
25. MC Robbins, P Golani, SJ Koester (2019) Right-Angle black phosphorus tunneling field effect transistor. *IEEE Electron Device Letters* 40: 1988-1991.
26. M Ehteshamuddin, SA Loan, AG Alharbi, AM Alamoud, M Rafat (2019) Investigating a dual MOSCAP variant of Line-TFET with improved vertical tunneling incorporating FIQC effect. *IEEE Transactions on Electron Devices* 66: 4638-4645.
27. G Musalgaonkar, S Sahay, RS Saxena, MJ Kumar (2019) Nanotube tunneling FET with a core source for ultrasteep subthreshold swing: A simulation study. *IEEE Transactions on Electron Devices* 66: 4425-4432.
28. S Tayal, A Nandi (2017) Analog/RF performance analysis of channel engineered high-K gate-stack based junctionless Trigate-FinFET. *Superlattices and Microstructures* 112: 287-295.
29. K Vanlalawpuia, B Bhowmick (2019) Investigation of a Ge-Source vertical TFET with Delta-Doped layer. *IEEE Transactions on Electron Devices* 66: 4439-4445.
30. Kumar (2019) Performance evaluation of double gate tunnel FET based chain of inverters and 6-T SRAM cell. *Engineering Research Express* 1: 025055.
31. K Nagashio (2019) All solid-state 2D tunnel FET. *Compound Semiconductor Week (CSW), Nara, Japan*, 2019: 1-1.