

A Review Report on Ballistic Transport and Self Heating Effect (SHE) in Nanoscale Strained –Silicon MOSFETS

Shiromani Balmukund Rahi¹, Priyank Rastogi², Rahul Kumar³

^{1,2,3}Department of Electrical Engineering, Indian Institute of Technology Kanpur, India

Abstract- As MOS Transistors channel length continues to scale beyond 90nm, classical drift-diffusion model for carrier transport of such type of devices is not valid. For these dimensions of Transistors Quasi- Ballistic/ Ballistic transport phenomena occur and a new mobility model is required to predict electrical behavior of these devices perfectly. Self-heating is also one the importance critical problem for Nanoscale devices. In this article we re -examine the “Ballistic mobility” and “self-heating” for Nanoscale strained-silicon MOSFETs.

Keyterms- Ballistic Transport, MOSFET, Strained – Silicon, Self Heating Effect (SHE), Bulk MOSFET

I. INTRODUCTION

Geometric scaling of MOSFET channel length and to enhance drive current and speed has become an extremely expensive and complex task. Strain engineering is an alternative approach to improve the clock frequency, by enhancing mobility of the electrons and holes in the channel of Nanoscale MOSFETs [1]. The influence of strain on the intrinsic mobility of Si was first investigated in early 1950's. While this effect was not exploited initially, the idea was received at MIT in the early 1990's. In 1992 it was first demonstrated that n-channel MOSFETs on a strained Si substrate, exhibit a 70% higher effective mobility (μ_{eff}) than those of unstrained substrates. Even though since semiconductor industry has adopted several different technologies to introduce strain in the Si channel of MOSFETs [2]. Recent works have shown that the mobility of electrons can be increased between 15-25% compared to the conventional transistor by using a strained thin epitaxial Si layer grown on a relaxed $Si_{1-x}Ge_x$ substrate [3].

Generally, there are two approaches for introducing strain in MOSFETs can be identified as global, where stress is introduced across the entire substrate, and local approach, where stress is introduced into the device by means of shallow- trench- isolation, epitaxial layers and/or highly stressed nitride capping Layers[2,4]. As shown in Fig-1 and Fig-2.




Fig. 1: Schematic diagram of Uniaxial- Strained Silicon MOSFET.




Fig.2: Schematic diagram of Biaxial Strained Silicon MOSFET.

II. STRAINED ON BAND-STRUCTURE

Strain technique has been gaining attention due to their higher mobility and compatibility with conventional bulk – silicon CMOS technology.

A thin layer of strained silicon grown on top of a relaxed silicon germanium substrate as shown in Fig-3 exhibits a type || band offset. There are band offsets in both the conduction and the valance bands. The conduction band and valance offset causes the confinement of electrons and holes and advantageous in nMOS and pMOS respectively [3,4].The conduction and valance offset set is calculated by following Equation-1 and 2 respectively [5, 6, 7, 8].




Fig.3: Illustration of band-structure in strained silicon MOSEFTs.

Conduction band offset,

$$\Delta E_C = 0.63 \quad (1)$$

and *Valance band offset,*

$$\Delta E_V = x(0.74 - 0.53x) \quad (2)$$

and band gap in strained-silicon layer is effectively narrower according to [9] Equation-3

$$\Delta E_g(sS) = E_g(Si) - E_g(sS) = 0.4x \text{ eV} \quad (3)$$




Fig.4: Band Structure of Unstrained Silicon.




Fig.5: Energy band splitting due to applied strain in conduction band.

One of the interesting issues related to strained- Si transistors is the modulation of the sub-band structure due to stress as shown in Figure-5. In bulk Si, the conduction band consists of six equal valleys (Δ_6) with same energy. The stress longitudinal to $\langle 110 \rangle$ direction (channel direction) could remove the degeneracy between the four in-plane valleys (Δ_4) and the two out-of- plane valleys(Δ_2) due to splitting[3] as shown in Fig-5,in addition, change induced in the conduction band curvature significantly reduced electron effective masses[5,10] as shown in Fig.6




Fig.6: Illustration of applied stress in band structure of Conduction band in NMOSFET.

III. CARRIER TRANSPORT IN ULTRA-SCALED MOSFETS

Recently, Intel announced plans of 15 nm Si CMOS technology for Intel Atom processors based System-on-Chip (SOCs) [10]. Since the covalent diameters of a Si atom are 0.234nm, there will be only 64 Si atoms under the gate of such a device. In this regime; conventional model of electron mobility becomes invalid [10, 11].

In the ballistic or quasi- ballistic regimes, the conventional device equations based on the drift-diffusion theory are not valid, and consequently a theory of ballistic transport is need. Natori first developed this theory for silicon MOSFETs, and it has extended to a general ballistic model. Recently, Shur has also introduced the concept of “ballistic mobility” in order to capture ballistic effects in the short channel High Electron Mobility (HMET) while retaining drift- diffusion formalism [12].




Fig.7. Illustration of ballistic transport phenomena in ultra-scaled MOS Transistors.

In order to realize high speed logic CMOS devices, it is necessary to increase the carrier mobility for device gate length down to the 90-nm and beyond. The drain current for a device in the ballistic regime is governed by [13, 14, 15 19]

$$I_{D,Sat} = WC_{eff}V_{inj}B_{sat}(V_G - V_{th}) \quad (4)$$

Where V_{inj} and B_{sat} are the source injection velocity and the ballistic efficiency respectively. The coefficient of B_{sat} is [16,19]

$$B_{sat} = \frac{1-r_c}{1+r_c} \quad (5)$$

The Reflection coefficient r_c , is expressed as

$$r_c = \frac{1}{1 + \frac{\lambda_D}{L_{kBT}}} \quad (6)$$

The carriers with the injection velocity, V_{inj} , are injected from the thermal source, travelling to drain side, while those which cannot surmount the channel barrier will reflect to the source region. This reduces the drain current. As a consequence we need large B_{sat} for better performance means lower reflection. In MOSFETs, carriers are injected from source into barrier whose channel barrier is modulated by the gate voltage. The source-channel barrier becomes more important in short channel devices and will ultimately limit the drain current (I_{DS}). From the scattering theory, the two fundamental transport parameters, the backscattering (ballistic efficiency) and the carrier injection velocity from source, are strongly dependent on the strain technique [19].




Fig.8: A schematic diagram of Backscattering in Nanoscale MOS Transistor. Channel backscattering takes place mainly at the source end in which potential drop is less than kT/q .

The generalized form for backscattering coefficient is defined by following relation [21]

$$r_c = \frac{\lambda^{-1}}{\frac{1}{2} \left(\frac{q|E|}{kT} \right) * \left(1 + \coth \left(\frac{x * q|E|}{2 * kT} \right) \right) + \lambda^{-1}} \quad (6)$$

Where q is the electronic charge, k is the Boltzmann constant, T is lattice temperature. E is the electric field, and λ is the mean free path. Now substituting $x = L_c(\text{Channel length})$ and E by V_{DS}/L_c [16,21]

$$\tau_c = \frac{L_{kT}}{\lambda_0 + L_{kBT}} \quad (7)$$

Where L_{kBT} (also called the “ $k_B T$ layer”) represents the critical distance over which the scattering events modify the current, and its value depends on the drain-to-source voltage as defined as

$$L_{kBT} = L_c \left(\frac{kT}{q} V_{DS} \right) \quad (8)$$

Mean free path directly obtained as [16]

$$\lambda_0 = \frac{2}{v_{TH}} \frac{kT}{q} \mu_o \quad (9)$$

Where v_{TH} is the thermal velocity, which can be expressed as $v_{TH} = \sqrt{2kT/\pi m^*}$, 1.2×10^7 cm/s for electrons and 7×10^6 cm/s for holes and μ_o is the effective low field mobility. Even though the free path becomes shorter as the channel length decreases, number of scattering in the channel also decreases due to the less number of scattering centers/atoms in channel. Interestingly, backscattering coefficient decreases as rapid scaling down of the device channel length as shown in Fig.9




Fig.9: Variation of Backscattering vs. Channel length in Nanoscale MOSFETs

IV. BALLISTIC MOBILITY MODEL FOR NANOSCALE STRAINED SILICON MOSFETS

Shur introduced the new concept of ballistic mobility μ_B and provided an expression valid for nondegenerate conditions. The motivation is to retain the form of the traditional FET model in quasi-ballistic regime, where mobility loses its physical basis. In quasi-ballistic regime, the mobility used in the conventional device equations is replaced by an effective mobility μ_{eff} , which is calculated by Mathiessens’s rule as [12,17], by Equation-

$$\frac{1}{\mu_{eff}} = \frac{1}{\mu_B} + \frac{1}{\mu_o} \quad (10)$$

In Equation -10, μ_o is physical mobility in long channel device, where scattering - dominated

$$\mu_o = \left(\frac{q}{k_B T} \right) D_n \quad (11)$$

Equation-12, define nonphysical ballistics mobility

$$\mu_B = \left(\frac{q L_c}{\pi m^* v_{TH}} \right) \quad (12)$$

v_{TH} is unidirectional thermal velocity and is defined $v_{TH} = \sqrt{(2k_B T/\pi m^*)}$. At zero temperature, $v_B = 2qL_c/(\pi m^* v_f)$ where v_B and v_f are ballistic mobility under nondegenerate conditions and Fermi velocity of electrons [17].

From the scattering theory of MOSFET under ballistic limit, the drain current (I_{DS}) is defined as[17,18]

$$I_{DS} = \frac{\lambda}{\lambda + L_c} I_{ballistic} \quad (13)$$

Where λ is the mean- free path for carriers and L_c is the channel length. Under nondegenerate condition, Einstein relation gives the electron mobility $\mu_o = (q/k_B T) D_n$, where $D_n = (v_{TH} \lambda)/2$ the diffusion coefficient. Using these expressions, we find

$$\mu_o = \frac{q \lambda v_{TH}}{2 k_B T} = \frac{q \lambda}{\pi m^* v_{TH}} \quad (14)$$

Under nondegenerate condition $\mu_B = q L_c / (\pi m^* v_{TH})$ and we have following relation

$$\frac{\lambda}{\lambda + L_c} = \frac{\mu_o}{\mu_o + \mu_B} \quad (15)$$

Under degenerate condition drain current equation is modified as

$$I_{DS} = \frac{\alpha\lambda}{\alpha\lambda + L_c} I_{ballistic} \quad (16)$$

At the diffusive limit ($L_c \gg \lambda$), we have $I_{DS} = (\alpha\lambda/L_c)I_{ballistic}$. Under non degenerate condition $\alpha=1$ and Equation -16, became same as Equation -13. At zero Kelvin temperature, $\alpha=2/3$. This result is consistent with the quasi-ballistic transport theory at zero temperature (Note that L_c should be equal to $2\lambda/3$ according to definition) [18].

V. EFFECT OF STRAIN ON BALLISTIC TRANSPORT

With strain, the injection velocity shows a slight increase even if the effective transport mass remain unchanged. This is due to strain-induced splitting the conduction band into lower and heavier mass of electron, resulting the ratio of light electron in carriers increases and so the average injection velocity [19].

VI. SELF-HEATING EFFECT (SHE) IN STRAINED SILICON MOSFET

Heat generation in ultra- short/Nanoscale devices is found to occur almost entirely in the drain, beyond the peak electric field regime when transport across the channel is quasi- ballistic. The heat generation region(“hot spot”) extends deep into the drain, because the energetic electrons spend relatively long time and devote their energy to the lattice and consequently it got partially in the drain region [21].

One of major issues concerning strained- silicon MOSFETs is the self- heating problem. Since thermal conductivities of the $Si_{1-x}Ge_x$ alloys (~5-10W/m-K) and SiO_2 dielectric (~1 W/m-K) layer are much smaller than that of bulk silicon, therefore strained silicon devices are potentially more prone to self- heating comparing to conventional MOSFETs. In addition, it is well established that conductivities of silicon layers of thickness less than 300 nm are significantly less than the bulk values, due to phonon – boundary scattering . The effect of phonon – boundary scattering has been investigated through the measured reductions in lateral thermal conductivity compared to the bulk value. The measured lateral thermal conductivity of a 20 nm thin silicon film at room temperature can be as small as 24 W/m-k[15].

This can further impend the heat conduction from the device and subsequently exacerbate the self – heating [8,20]

Table-1 shows, Thermal conductivities of a few materials used in device fabrication. Heat conduction in all materials is by phonons. The energetic electron releases their extra energy in terms of phonons. At Si/ $Si_{1-x}Ge_x$ interface, due to difference in thermal conductivities phonon scattering occurs which significantly increase the temperature. [21]

Table.No.1

Material	Thermal Conductivity(W/m-K)
Si(Bulk)	148
Ge(Bulk)	60
Slicides	40
$Si_{0.7}Ge_{0.3}/Si_{0.8}Ge_2$	8/5
SiO_2	1.4

From above table-1it is clearly shows strained – Si transistor facing more self- heating problem because thermal conductivities of the $Si_{1-x}Ge_x$ alloys (~5-10W/m-K) and the SiO_2 dielectric (~1W/m-K) layer are much smaller than the conductivity of bulk silcon (148W/m-K), [22]

VII. CONCLUSION

The quasi-ballistic/ ballistic transport characteristic is re-examined for Nanoscale MOSFET as well for strained silicon MOSFETs. We observed that for smaller channel length backscattering coefficient is smaller means that ballistic efficiency is larger and drain current is also larger for same applied external condition. We also observed that strained silicon MOSFET is more pron to self heating due to lower thermal conductivity as compared bulk MOSFET. This self – heating problem reduces the drain current and also transconductance in Nanoscale dimensions.

REFERENCES

- [1] Keivan Etesam Yazdani, Mehdi Asheghi, “Ballistic phonon transport in Si/SiGe Nanostructures with an application to strained-Si transistors”, IEEE, 2004.
- [2] E. Ungersboech, V. Sverdlovsk, H Kosine, and S. Selberherr, “Strain Engineering in CMOS”, IEEE, vol.5, 2006.
- [3] Wangran Wu, Jiabao Sun and Yi Zhao, “Mechanical strain altered gate and substrate currents in n and p-channel MOSFETs”, IEEE, 2012.
- [4] Bratati Mukhopadhyay, Abhijit Biswas, P.K.Basu, G.Enman, PVerhenyen, E Simoen and C Clayes, “Modeling of threshold voltage and subthreshold slop of stained-Si MOSFETs including quantum effects”, in, IOP, Semicond.Sci.Technol.23, pp.0268-1242,2008.

International Journal of Emerging Technology and Advanced Engineering

Website: www.ijetae.com (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 3, Issue 5, May 2013)

- [5] Hasan M. Nayfeh, Judy L. Hoyt, Dimart A. Antoniadis, "A Physically Based analytical Models for the threshold Voltage of Strained-Si_{1-x}Ge_x n-MOSFET" IEEE, vol.51, no.12, pp.0018-9383, December 2004.
- [6] Kartik Chandrasekaran, Xing Zhou, and Siau Ben Chiah, "Physics-based Scalable threshold -Voltage Model for Strained silicon MOSFETs" NSTI-Nanotech, vol.2, 2004.
- [7] Kartik Chandrasekaran, Xing Zhou, and Siau Ben Chiah, "Physics-based Scalable threshold -Voltage Model for Strained silicon MOSFETs" NSTI-Nanotech, vol.2, 2004.
- [8] Vivek Venkataraman, Susheel Nawal and M. Jagadesk Kumar, "Compact Analytical Threshold -Voltage Model of Nanoscale Fully Depleted Strained Silicon on Silicon-Germanium-on -Insulator (SGOI) MOSFETs", vol.54, no.3, pp.0018-9383, March 2007.
- [9] Weing Zhang, and Jerry G. Fossum, "On the Threshold Voltage of Strained-Si_{1-x}Ge_x MOSFETs", IEEE, vol 52, no .2, pp.0018-9383, February 2005.
- [10] Wangran Wu, Jiabao, Sun and Yi Zhao, "Mechanical strain altered gate and substrate current in n and p- channel MOSFETs", IEEE, 2012.
- [11] Michal Shur, "Ballistic transport in Short Channel Field Effect Transistors", ICCDCS, 2012.
- [12] Jing Wang and Mark Lundstrom, "Ballistic Transport in High Electron Mobility Transistors", IEEE, Trans. Electron Device, vol.50, no.7, July 2003.
- [13] G.Curatola and G. Iannaccone, "Ballistic transport in SiGe and Strained -Si MOSFETs", Journal of Computational Electronics, vol.2, pp-309-312, 2003.
- [14] Kenji Notari "Ballistic Metal-Oxide Semiconductor field effect Transistor", J. App. Phys, 6 July 1994.
- [15] Keivan Eteessam Yazdani, Mehdi As heghi, "Ballistic Phonon Transport in Strained Si/SiGe Nanostructures with an application to Strained silicon transistors", IEEE, 2004.
- [16] Jaehong Lee , Jongwook Jeon, Junsoo Kim, Byung- Gook Park, Jong Duk Lee, and Hyungcheol Shin, "Experimental Investigation of quasi- Ballistic Carrier Transport Characteristics in 10-nm Scale MOSFETs", IEEE, Trans on Nanotechnology, vol.10, no.5 September 2011.
- [17] Jing Wang, Mark Lundstrom, " Ballistic Transport in High Electron Mobility Transistors", IEEE. Trans. Electron Devices Vol.50, no.7, July 2003.
- [18] Lining Zhang, Haijun Lo, Jin He, Mansun Chan, " Uniaxial Strain Effects on Electron Ballistic Transport in Gate-All- Around Silicon Nanowire MOSFETs" ,IEEE, Trans. Elect. Device, vol.58, no.11, November 2011
- [19] Steve S. Chung, Y.J. Tasi, C.H. Tasi, P.W. Liu, Y.H. Lin, C.T. Tasi, G.H. Ma, S.C Chien, and S.W. Sun, " Technology Roadmap on the Ballistic Transport in Strain Engineered Nanoscale CMOS Devices", IEEE, 2007
- [20] Eric Pop, Jeremy A. Rowlette, Robert W. Dutton and Kenneth E. Goodson "Joule heating under quasi-ballistic transport conditions in bulk and strained silicon devices"
- [21] Sebastian Martinie, Daniela Munteanu, Gilles Le Carval and Jean-Luc Autran , " New Unified Analytical Model of Backscattering Coefficient From Low -to- High - Field Conditions in Quasi - Ballistic Transport", IEEE, Electron Device Letters, vol.29, no.12, December 2008
- [22] Keivan Eteessam-Yazdani, Yizhang and Mehdi Asheghi, "Ballistic phonon transport and self -heating effects in strained- silicon transistors" IEEE, vol.29, no.2, June 2006

Acknowledgement

The authors would like expressed acknowledge all who help directly or indirectly to complete this work.

BIOGRAPHY



SHIROMANI BALMUKUND RAHI received the B.Sc. degree (PCM) in 2002 and M.Sc. (Electronics) from DDU Gorakhpur, U.P, India in 2005, M.Tech (Microelectronics) from Panjab University Chandigarh India in 2011. He has one-year teaching experience in undergraduate program in SIIT Gorakhpur U.P. Currently he is pursuing Ph.D in IIT Kanpur U.P. India in Microelectronics. His current research interest is modeling of MOSFETs for next-generation CMOS technology.



PRIYANK RASTOGI was born in India in 1985. He received his B.Sc. (PCM) in 2006 and M.Sc (Physics) in 2008 from Chaudhary Charan Singh University, Meerut, India. He received his M.Tech (Microelectronics) degree in 2011 from Indian Institute Of Information Technology, Allahabad, India. He is currently pursuing PhD in Microelectronics from Indian Institute Of Technology, Kanpur, India. His area of interest is in physics and modeling of advanced nano scale MOSFETs and novel devices.



Rahul Kumar was born in Gorakhpur 1991. He received the B.Tech degree with honors in 2012 from Madan Mohan Malaviya Engineering College in Gorakhpur. Current he is pursuing his M.Tech in IIT Kanpur.